Digital system test and testable design (Record no. 13827)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 00682nam a2200205Ia 4500 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20210504103817.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 170527s2016||||xx |||||||||||||| ||und|| |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9788132214403 |
| 041 ## - LANGUAGE CODE | |
| Language code of text/sound track or separate title | eng |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.3815 N2271d |
| 100 ## - MAIN ENTRY--AUTHOR NAME | |
| Personal name | Navabi, Zainalabedin |
| 245 #0 - TITLE STATEMENT | |
| Title | Digital system test and testable design |
| Remainder of title | using HDL models and architectures |
| Statement of responsibility, etc | Zainalabedin Navabi |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication | New Delhi |
| Name of publisher | Springer |
| Year of publication | 2011 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | xxii, 435p. |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical Term | Verilog (Computer hardware description language) |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical Term | Digital integrated circuits |
| General subdivision | Design and construction |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical Term | Digital integrated circuits |
| General subdivision | Testing |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical Term | Systems engineering |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | Text Book |
| Lost status | Damaged status | Collection code | Home library | Current library | Shelving location | Date acquired | Full call number | Accession Number | Koha item type |
|---|---|---|---|---|---|---|---|---|---|
| Electronic and Communication | Central Library | Central Library | 02/08/2017 | 621.3815 N2271d | 14202 | Text Book |