000 | 00670nam a2200193Ia 4500 | ||
---|---|---|---|
999 |
_c17326 _d17326 |
||
005 | 20210505121456.0 | ||
008 | 171212s9999||||xx |||||||||||||| ||und|| | ||
020 | _a9788131501955 | ||
041 | _aeng | ||
082 | _a621.3815 Uy3c | ||
100 | _aUyemura, John P. | ||
245 |
_aChip design for submicron VLSI _bCMOS layout and simulation _cJohn P. Uyemura |
||
260 |
_aAustralia _bCengage Learning _c2006 |
||
300 | _axvi, 411p. | ||
650 |
_aMetal oxide semiconductors, Complementary _xDesign and construction |
||
650 |
_aIntegrated circuits _xVery large scale integration _xDesign and construction |
||
650 | _aMetal oxide semiconductors, Complementary | ||
942 | _cDB |